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Hybrid Memristor-CMOS (MeMOS) based Logic
Gates and Adder Circuits
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Abstract—Practical memristor came into picture just few
years back and instantly became the topic of interest for
researchers and scientists. Memristor is the fourth basic two–
terminal passive circuit element apart from well known resistor,
capacitor and inductor. Recently, memristor based architectures
has been proposed by many researchers. In this paper, we
have designed a hybrid Memristor-CMOS (MeMOS) logic based
adder circuit that can be used in numerous logic computational
architectures. We have also analysed the transient response of
logic gates designed using MeMOS logic circuits. MeMOS use
CMOS 180 nm process with memristor to compute boolean logic
operations. Various parameters including speed, ares, delay and
power dissipation are computed and compared with standard
CMOS 180 nm logic design. The proposed logic shows better
area utilisation and excellent results from existing CMOS logic
circuits at standard 1.8 V operating voltage.
Index Terms—Memristor-CMOS (MeMOS) Logic, full adder,
logic gates, memristor based boolean logic.
I. INTRODUCTION
MEMRISTOR is the well known device now-a-days, thatcaptured the interest of researchers and scientists when
HP Labs realized a practical physical device in 2008. It all
started back when L. Chua in 1971 on the basis of symmetry
forefront, postulated memristor1 (short of memory resistor) as
the fourth basic fundamental circuit element. [1]–[6] Memris-
tor basically connects electric charge q and magnetic flux  
as voltage V and current I is connected by resistor, magnetic
flux phi and current I by inductor and voltage V and charge q
is connected by capacitor. The relation charge q and magnetic
flux   was missing as per Chua stated. Chua demonstrated that
memristors can be characterised by pinched hysteresis loop as
shown in Fig. 1. In theory the memristor term was extended
to memristive devices in 1976 by S. Kang. Characterisation of
memristors require two equations instead of one. [7]–[12]
In 2008, HP Labs realised memristor that consists of TiO2
thin film sandwiched between two platinum electrodes on
both sides. The response of the linear ion drift memristor is
shown in Fig. 1 for frequency !0, 5!0 and 10!0. Now, after
few years of research, memristors are considered as one of
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1The term Memristor and Memristive Systems can be used interchangeably.
Fig. 1. Pinched hysteresis loop of memristor represents the Current–Voltage
characteristics of a linear ion drift TiO2 memristor. !0 is the frequency of
input signal under the applied voltage bias of v0 sin(!0t). The respective
curves for 5!0 and 10!0 is shown.
the best alternative to current generation CMOS technology.
Memristors are basically the devices with varying resistance
that depends on the previous state of the device. Memristors
can be voltage or current driven. Memristors can be used for
memory implementation, where the logic bits are stored as
resistance states. Various applications has been proposed by
researchers recently that includes neuromorphic applications
and use in analog circuits.
One major area of interest is the logic computation by using
memristors. Researchers has proposed different methods of
logic computation. One of the primary methodology that is
most regarded is the material implication using memristor.
Some has proposed integration with CMOS logic to compute
various logical operations. Material implication logic shows
promising results but need more computational steps in per-
forming logic. The major constrain with material implication
is the designing of read/write circuits as the logic is completely
different from boolean logic. Moreover, it is not compatible
with current generation CMOS technology. [13]–[15]
Hybrid Memristor-CMOS logic is a hybrid of both mem-
ristors and CMOS. Using this implementation scheme, we
can compute logic and the outputs can also be represented
by voltage levels. We coined the term ‘MeMOS’ that better
suits Memristor-CMOS hybrid integration. In this approach,
AND and OR logic can be computed using the memristors
only and CMOS inverter is used to get NOT operation as the
operation NOT is not possible with memristors only.
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Figure 2.14: I-V characteristics of the Linear Ion Drift Model.
The oxygen deficient region has a variable width of w with higher conductance than the
oxide region of width D w. Mathematically, the two regions are modelled as two resis-
tors in series with an assumption that the ohmic conductance and linear ion drift are in
uniform field, and the ions have the same average mobility rate µv(cm2V 1s 1). The I-V
curve of this model is represented by Eqn. 2.13 below:
v(t) = i(t)M(t) (2.13)






















2.2.2.2 Non-Linear Ion Drift Model
In order for the memristor device to be effectively applicable in logic circuits, a non-
linear I-V characteristics is required. The need for non-linearity led to the proposal of this
model in [60]. The Non-Linear Ion Drift Model is similar in characteristics to the Linear
22
Ron Ω
Roff Ω µn 2 −1 −1
i(t) = w(t)nβ sinh(α v(t)) + χ[exp(γ v(t))− 1]
β sinh(α v(t))
χ[exp(γ v(t))−1]
α β χ γ
n
Ion Drift model. Fig. 2.15 shows the current voltage relationship of the Non-Linear Ion
Drift model and the relationship of voltage with current is given by:
i(t) = w(t)nb sinh(av(t))+c[exp(gv(t)) 1] (2.16)
Where a , b , c and g depends on the physical properties of the device, n controls the
effect of w on the I-V curve.














Figure 2.15: I-V characteristics of the Non-Linear Ion Drift Model.
The state variable (w 2 {0,1}) time derivative is modelled as,
dw
dt
= a. f (w) ·V (t)m, (2.17)
where f (w) is the window function, a and m are constants.
When the device is ON, w would be close to 1 and the current flowing through the device
will be approximately b sinh(av(t)). When it is OFF, w would move closer to 0 with an
approximate current of c[exp(gv(t)) 1].
2.2.2.3 Simmon Tunnel Barrier Model
This model assumes an asymmetric and non-linear switching behaviour as defined in [61]
because of the exponential dependence of ionised dopants. This model is different from
the drift models discussed above in the way it models the device, instead of two serial
resistors, a resistor is connected in series with an electron tunnel barrier. The width of
23
α = 2 β = 9 χ = 0.01 γ = 4
x
i(t) =Ã(x, vg)φ1(vg, x)exp(−B(vg, x).φ1(vg, x)1/2)− Ã(x, vg)(φ1(vg, x) + e|vg|)
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Figure 2.16: I-V characteristics of the TEAMModel.
2.2.2.5 Voltage ThrEshold Adaptive Memristor (VTEAM) Model
The VTEAM model was proposed as an extension of the TEAM model by the same
author. The TEAM model exhibits a threshold voltage as against the TEAM model that
exhibits a current threshold. Memristor models exhibiting a threshold voltage are required
in some memory and logic circuit application in order for them to function properly.
Fig. 2.17 shows the current voltage relationship of the VTEAM model.
















Figure 2.17: I-V characteristics of the VTEAM Drift Model.
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Figure 2.17: I-V characteristics of the VTEAM Drift Model.
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Vx = OR(a,b) Vy = AND(a,b)
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Va, Va ≤ Vb;
Vb, otherwise.




M2 Roff Vx a
Va − VM1 VM1 M1 Va = Vb M1
M2 Vx Va
Vb Va < Vb M1




M2 Ron Vy Vb Va = Vb
M1 M2
Va Vb












































































V1 > Von VDD
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VXOR = VL1 ∧ VL2
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C0 = (a1b1 ⊕ 1)⊕ (a0b0 ⊕ 1)
C1 = (a0b1 ⊕ 1)⊕ (a1b0 ⊕ 1)⊕ (a1b1 ⊕ 1).
(24)
(24)
A = (a3, a2, a1, a0) B = (b3, b2, b1, b0)
P (x) = x4 + x + 1
A(x) ·B(x) mod P (x) =
(a0b3 + a1b2 + a2b1 + a3b0 + a3b3)x
3 + (a0b2 + a1b1 + a2b0 + a2b3 + a3b2 + a3b3)x
2
+(a0b1 + a1b0 + a1b3 + a2b2 + a2b3 + a3b1 + a3b2)x
+(a0b0 + a1b3 + a2b2 + a3b1).
A(x) ·B(x) mod P (x) = C3x3 + C2x2 + C1x+ C0.
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C = 1p I = 3m L = 10n E = 30m
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Distribution of Rise-time and Fall-time for 3T-4M XOR gate
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Digital to analogue conversion 























Digital to analogue conversion 




















Digital to analogue conversion 
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